In this paper, we will frequently use the junctiondiode expressions (14] . reference to the figure it will be apparent that or (6) I. = FJ, = H,. where O < x < 1, and will be termed the "modulation index" of the bias current 1~.
Temporarily
ignoring the effects of junction area differences, finite beta and ohmic resistances, and summing the emitter voltages around the Q1-Q4 loop, we have mlcT -log*-y logy q.
which collapses to a x. = (lo) Thus, the magnitudes of the output currents are simply IC, = xI. Notice the extreme insensitivity to temperature and the sharp overload points, making the whole dynamic range useful.1 We will now discuss the effects of departures from the simple theory due to area mismatch, ohmic resistance, and beta.
A. Area Mismatches Equation (9) assumed all the diodes had equal areas, hence, the same Is. In practice, however, this will never be exactly the case. We will define the variable Reevaluating (9) to include y, we find that
which is no longer linear with respect to z, unless y = 1, that is, unless the emitter areas of the inner and outer pairs of transistors are mutually equal.
Since we are concerned with achieving low distortion in the transfer function, the effects of even small departures from the ideal case must be examined. From
At the extremes of the dynamic range, x = O and 1.
The incremental slopes at khese points are thus y and I/Y, respectively. To a first approximation, then, small departures from y = 1 cause the slope of the transfer curve to vary linearly over the dynamic range. For example, when y = 1.1, corresponding to a total offset around the Q1-Q4 loop of 2.7 mV at 300"K, the gain will be 10 percent low at z = O, rising to 10 percent high atx = 1.
The distortion caused by y = 2 (for example, one of the four emitters has an area twice that of the others)
is shown in Fig. 4 Measurements show that these effects are typically less than 1 percent of the step amplitude for the circuit being described. The gain cell described later, has less chstortion than this.
F. DC Stability
Equation (14) showed that emitter-area mismatches introduce a shift in the output at the quiescent point (Z = 0.5), but this shift is not temperature dependent.
By adjusting the drive-current balance, the output can be zeroed, and remains this way over the temperature range. This is in contrast with the behavior of prevalent differential amplifiers, where the offset is corrected by a voltage, leaving a drift of 85 log~pV/O_K.
G. Unbalanced Drive Currents
The use of complementary drive currents is the key to linear large-signal operation of this type of circuit.
However, a constant-current offset on one (or both) of the inputs will not impair linearity, but there will be a change in gain, and dc unbalance.
An amplitude ratio between the two inputs is more serious-for example, 1~1 varies from O to 1 mA as l~z varies from 1.5 mA to zero. This is equivalent to an area mismatch, as (14) will reveal, in which case~represents the input ratio. 
A. Inverted Input Diodes
The input diodes Q1 and Q4 can be inverted and driven from current sinks (instead of current sources), as shown in Fig. 6 . Neglecting the effects of beta, area mismatches, and bulk resistances, we can writes
The circuit thus has a polarity reversal over the original form. It has the advantage that the input currents are reusable at the collectors of Q1 and Q4, a feature that is put to use in the gain cell described later. This configuration lacks the beta im~unity of the original form, because the base current of Q2 and Q3 add to the input currents. This, together with the fact that the input that is receiving the smaller fraction of the base-current drives the transistor that conducts the larger fraction of the emitter current, causes significant beta dependence.
By considering these currents, it is found that the output modulation index a is reduced to a= f3(l-z)+~ (26) where
s The Appendix shows how these quantities can be equated from an inspection of the circuit. ""'man" +IB hE 
and the output swing is reduced. shown that for the gain cell no thermal distortion arises if the total power dissipated in the outer and inner pairs of transistors is the same. Because the inner pair operates at a higher voltage (by one V~E) than the outer pair, 1m ust be less than~B, so that to eliminate thermal distortion a gain of less than two must be used.
It can be simply shown that for no distortion The results confirm the predictions of the small-signal analyses. In Fig. 12 , the responses of the The overall bandwidth, F, of N cascaded stages is thus
o Also, if the total current-gain, G, is shared equally over the N stages we can write
This "bandwidth-shrinkage" function is plotted in Fig. 14. It shows three things of interest. Firstly, there is an optimum number of stages required to maximize the bandwidth. Secondly, the maxima are well defined for low gains but vague at high gains. Finally, the bandwidth of a large number of stages is relatively insensitive to overall gain.
In discrete designs, it is frequently necessary to use less than the optimum number of stages for economic reasons. The possibility of integrating the entire amplifier removes this limitation.
B. A Practical Cascaded Amplifier
The first cascaded form we will discuss is made by taking the Fig. 3 circuit and connecting the collectors of one stage to the bases of the next, as shown in Fig. 15 
Consequently, the gain can be swept over a very wide range (zero to about /P), but the gain is a sensitive function of the difference terms in the denominators of (36). Methods of overcoming this problem have been devised, using dependent current sources for the emitters.
Diodes
(not shown) prevent the transistors saturating at the extremes of the dynamic range.
A limited investigation of this form of amplifier has been made. Some resuhk for a four-stage high-gain (about X1OOO) design are shown in Fig. 16 . They demonstrate the linearity and overload recovery to a 3-PS ramp ( Fig. 16(a) ), and the transient response and noise level ( Fig. 16(b) ). In the second photograph, the responses of 600-MHz and 1200-MHz transistors are compared.
C. Cascaded Gain Cells
A series of three gain cells is shown in cascade in Fig.  17 . The power is supplied as currents (to the emitter nodes) which set both the gain and the output swing capability.
A 
With this method of cascading, the correct static bias conditions to handle the steadily increasing signal ampli- A corollary of this is that all stages overload at the same point on the overall transfer characteristic, when $ < 0 or z > 1. Furthermore, at overload, no transistors saturate, and, because of the modulation reduction discussed above, the input to each successive stage never quite drops to zero, Consequently, the recovery characteristics are good.
D. An Integrated Gain-Cell Amplifier Fig. 18 is a photomicrograph of a five-stage amplifier on a 50 X 60 mil die, using the 1200-MHz transistors. It comprises an input stage of the type shown in Fig. 3 followed by four cascaded gain-cell stages each with a current-source transistor, and a patchwork of resistors which can be used to set the base bias voltages and emitter currents. A summary of the performance of the integrated amplifier is given below, and in the waveforms of Fig. 19 .
The system risetime used for these measurements was 0.4 ns, and, accordingly, some corrections were necessary to the measured risetimes.
The input to the amplifier was supplied by a pushpull 50-ohm pulser driving Q1 and Q4 via l-k~resis-tors, to ensure current-drive conditions. Also, both outputs were connected to the sampling oscilloscope via 50-ohm lines terminated at both ends. Under these conditions, no power gain was realized for current gains below 40. It is, however, entirely practical to match both input and output to 50 ohms.
By suitable choice of current ratios, a wide range of gain from zero to X 1000 could be obtained, although acceptable high-speed performance was possible only over a limited range. Some idea of the effect of gain on transient response is provided by Fig. 19(b) The effect of temperature on transient response was also checked, and, as expected, the risetime decreases at low temperatures, due to increases in ft. Also checked were the accuracy of gain in response to a linearly swept current ( Fig. 19(e) ) and overload recovery ( Fig. 19 (f) ).
The latter shows the response for an output equal to 8(I percent of the dynamic range, and that for a x 10 increase in the input.
The CW response is shown in Fig. 20 Km to include precision high-impedance input stages, power amplifiers, four-quadrant multipliers, etc., and would fill a long neglected need. Some of these topics will be taken up in subsequent papers.
APPENDIX The Generalized Principle
The key equation for these circuits is of the form given in (9), an algebraic summation of an even number of logarithmic terms set equal to zero, having a common factor, rnkT/q, which is, thus, of no consequence. The logarithmic arguments may be compounded into a single product-quotient term, and finally the antilogarithm of both sides is taken, leaving the product-quotient term equal to unity, for example ImIJ,s,Is,1
.,1.,ID31D4 = "
The saturation currents of the diodes in the loop can be extracted as the ratio where the plus sign indicates all diodes same direction around the loop, and (39) connected in the the minus sim .,
indicates those in the opposite direction. Since 18 is proportional to area, the y ratio can also be calculated as the ratio of the areas of the emitter diodes in the loop. Also, every I, varies with temperature in the same way, and thus temperature drops out of the analysis at this point, too, explaining the excellent freedom from temperature effects observed in these amplifiers. This reduces the key equation to the form.
-H 1(+) = 'Y II~(-).
Stated at length, in a closed loop containing an even number of perfect exponential diode voltages (not necessarily two-terminal devices) arranged in canceling pairs, the currents are such that the product of the currents in diodes whose voltage polarities are positive with respect to a node in the loop is exactly proportional to the IEEE JOURNALOF SOLID-STATE CIRCUITS,VOL. SC-3, NO. 4, DECEMBER 1968 product of the currents in diodes whose voltages are negative with respect to that node, the constant of proportionality being the ratio of the product of the saturation currents of the former set of diodes to that of the latter set. Abstract-This paper describes a technique for the design of two-signal four-quadrant multipliers, Iiiear on both inputs and useful from dc to an upper frequency very close to the -f~of the transistors comprising the circuit. The precision of the product is shown to be limited primarily by the matchmg of the transistors, particularly with reference to emitter-junction areas. Expressions are derived for the nonlinearities due to various causes. An equivalent dc offset on one or both of the inputs;
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A dc offset on the output.
In the field of high-accuracy medium-speed multipliers, the "quarter-square" technique has gained favor [1]. This method makes use of the relationship
and employs elements having bipolar square-law volt- 
II. THE BASIC CIRCUIT
The basic scheme is shown in Fig. 1 . It is comprised of two pairs of transistors, Q2-Q3 and Q5-Q6, having their collectors cross-connected, driven on the bases by a further pair of transistors, Q1-Q4, connected as diodes.
It is the addition of this pair of diodes that linearizes the circuit. The X signal input is the pair of currents xIã nd (1 -%)1~. The Y signal is yIE and (1 -y) lE, where z and y are dimensionless indexes in the range zero to unit y. It was previously shown [7] that the ratio of the emitter currents in the Q2-Q3 and Q5-Q6 pairs is the same as that in the Q1-Q4 pair and independent of the magnitudes of 1~and IH (neglecting second order effects). We can thus write I., = XYI.
The differential' output is
Thus, the normalized output Z is
It is seen that the circuit is balanced when x and g are equal to 0.5. If we apply bias currents such that bipolar signals X and Y can be used as the inputs, and
1 The output may also be taken as a single-sided signal from the collectors of (J2 and Q6, in which case it is Z = } (1 + XY). 
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where X and Y are in the range -1 to +1, the output is z = XY.
This is an exact large-signal analysis, and makes no assumptions about temperature. It did, however, assume that the transistors had 1) perfectly matched emitter diodes, 2) perfect exponential characteristics (no ohmic resistance), and 3) infinite betas.
The extent to which departures from this ideal case impair the linearity will now be analyzed.
III. DISTORTION DUE TO AREA MISMATCHES
In [7] it was found that "offset voltage''-the voltage required to balance the emitter currents of a pair of transistors in a differential amplifier-could be expressed more conveniently as a ratio of the saturation currents (or areas) of the two emitter junctions. For the fourtransistor amplifier "cell" discussed in that paper, the mismatch ratio 1,s,1s4 7 = I,ylIs,
was defined. It was then shown that for y # 1 (imperfect matching), the output currents were no longer simply in the same ratio z as the input currents, but had the form a=l+z; -l)"~"
This can be expressed in a form that shows the nonlinearity due to area mismatches as a separate term DA For y = 1, this simplifies to
This is a parabolic function of x having a peak value fi~of 0.25(1 -7), which leads to the useful rule of thumb where Vo = (k T/q) l?g y, the total loop offset voltage. However, notice that DA is not a function of temperature. In the case of the four-quadrant multiplier, there are two such circuits working in conjunc$lon, so we must define two area ratios 
It will be seen that the linearity of Z with respect to the y input is not affected by area mismatches.
For the purposes of demonstration we can consider the cases where Q1 and Q4 match perfectly, but 367 1) Q2 and Q3 have the same mismatch as Q5 and Q6, that is yl = y2; 2) Q2 and Q3 have the opposite polarity mismatch of Q5 and Q6, but the same magnitude, that is yl = l/-y2, or yl Z -yz.
In the first case, z = XY+ 2*(1 -3)(1 -7)(2zJ -1).
When the y input is balanced, Y = O, y = %. Thus Z = O for all values of X. Stated differently, the null suppression with respect to the X input is unaffected by this mismatch situation. The general form of the transfer curves and distortion products for this case is shown in Fig. 2(a) , which also shows that the common point of intersection P (where
Notice also that the nonlinearity is always of the same sign as the output slope, and varies in proportion to it.
For the second case z = XY -22(1 -X)(1 -'y)
which corresponds to a constant parabolic distortion component added to the signal. In this case, when the Y input is balanced, there is a residue on the output of peak amplitude 0.5 (1 -Y). The point P is thus at X = O, Z = -0.5(1-Y), as shown in Fig. 2(b) .
The general co-ordinates of P are -. 
( )
(e) Fig. 3 . Experimental circuit for investigation of nonlinear effects.
Venjication
To verify the above theory, and demonstrate the two cases discussed, a circuit was built as shown in Fig. 3 .
Use was made of the equivalence of area mismatches and offset voltage. The equivalent areas of Q2, Q3, Q5, and Q6 could be varied by the bias voltages VI and Vz, giving and
The devices were operated at low powers (IB = IH = 250 PA, Vo = 2.5 volts) so that the junction temperatures were close to 300 'K. The use of low operating currents also eliminated the distortion due to ohmic resistances, discussed later.
To demonstrate the nonlinearity more clearly, a linear ramp was used as the X input, and a simple R-C differentiator produced a waveform corresponding to the in- In fact, these elements will be current dependent, due both to crowding effects and beta nonlinearities.
However, if the device geometry is such that the cur-
(1-;)[. rent-density distribution is equalized in the appropriate sets of devices, the current dependence can be neglected.
Using the variables shown in Fig. 5 , the loop equation for the quad Q1-Q2-Q3-Q4 under these conditions be-
which has no explicit solution for a in terms of the other variables. However, guessing that the distortion will be small, we will make the substitutions 
Solving for the distortion term, and changing input variable from z to X, 
which describes the form of the distortion, and has peak values of *13.096 at X = *0.577, and zeros at X * 1
and O.
369 Equation (23) makes the reasonable assumption that E and~B are small compared to lcT/q. For example, assume RB = 1 ohm and Ifl = 2.5 mA, giving +E = 2.5 mV, about 10 percent of iiT/q at 300"K.
Using the above approximate analysis, we can state a rule of thumb for the peak magnitude of DR, for the quad Q1-Q2-Q3-Q4:
for~z, 4~in millivolts, at 3000K, and fi~l in percent.
Similarly, for the Q1-Q5-Q6-Q4 circuit, we have B., R +0.37 {(1 -y)l$.
-+,).
The net nonlinearity will come from both circuits, and vary with the y input. The outputs of each quad (and hence the distortion terms) are also weighted by y and connected out of phase. Thus
with the substitution of Y = 2y -1. The nonlinearities introduced by balanced emitter resistances can be summarized as follows.
1) The distortion with respect to the X input has a symmetrical form and is a fixed percentage of the output z. 2) There is no distortion with respect to the Y input.
3 
where~E is in percent, lZ in rdliamperes, RE in ohms.
Notice that thk residue term is independent of d., a fact that has been experimentally confirmed.
It will be apparent that linear emitter resistances reduce the output swing capability because in the limit (when the diode voltages are small compared to the "ohmic" voltages) the circuit becomes completely canceling for all values of X or Y. Also, the case where these resistances are unbalanced will give rise to an equivalent offset on one or both of the inputs.
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(f) 
Vfwijication
Using the test circuit of Fig. 3 , to which emitter resistors were added, these nonlinearities were demonstrated. In Fig. 6 (a) , all resistors were 50 ohms and 1~= 1~= 250 pA; thus +B = +B = 12.5 mV. The derivative waveform, shown in Fig. 6(b) , shows little degradation of linearity over the full dynamic range.
By omitting the resistors in the Q2-Q3 and Q5-Q6 emitters, a net error of +~= 12.5 mV remains. Equation 6(e) and (f) demonstrate.
The most typical distortion is due to the case where the ohmic voltages do not match, due probably to mismatches in rb and beta. This can be demonstrated, too, by inserting the 50-ohm resistors in just the Q2-Q3 pair, when (29) predicts a peak distortion of *1.25 percent of full scale with the Y input balanced. The measured nonlinearity is shown in Fig. 7(a) , in which the display was expanded vertically 50 times and the distortion has peak values of *1.1 percent. Fig. 7(b 3) the transistors have identical, current-dependent beta.
The first case was dealt with in [7] where it was shown that the only error is that the output current is reduced by the factor alpha (for 1~less than fll~).
In the version of the circuit driven by a single-sided input current (as, for example, the test configuration shown in Fig, 3 
where~is the large-signal common-base current gain. 
